ADC home pageIntroductionGoalsWhy digitize?Number RepresentationDigital to AnalogAnalog to DigitalApplicationsLiterature Citations

Sample and Hold Settling Time

Choose Subtopic

Ignoring all nonidealities, recall that it takes longer than one RC time constant to accurately reach a steady state voltage on a capacitor. Let's do another exercise. Recall that Vcap = Vstep(1-exp-t/RC). So let's figure out how long it takes to get the accuracy of a sample and hold circuit to some number of bits. We already worked problems like this in the section on digital to analog conversion.

If RC = 1 μs, how long must the sampling switch for the sample and hold stay closed to get the capacitor charged adequately for 16 bit accuracy?

 

   
 

 

DAC Ladder Networks DAC Speed and Glitches Scheeline Group Home Page Univ. of Illinois at Urbana-Champaign Home Page Department of Chemistry Home Page Creative Commons License System Homepage University of Illinois Homepage The Camille & Henry Dreyfus Foundation Homepage Home